SystemVerilog is a hardware description and verification language. It is an extension of Verilog.
SystemVerilog can be used to design and verify integrated circuits (ICs), field-programmable gate arrays (FPGAs), and system-on-chip (SoC) designs.
References[edit]