Difference between revisions of "CMOS backplane"
Jump to navigation
Jump to search
| (3 intermediate revisions by the same user not shown) | |||
| Line 1: | Line 1: | ||
| − | A CMOS backplane is also known as an LCOS backplane. | + | A '''CMOS backplane''' is a substrate that has been patterned with transistors. |
| + | |||
| + | In LCOS manufacturing, it is also known as an LCOS backplane. | ||
[[GDSII]] data is used for the IC design of LCOS. (lcos mask layout)<ref name="n377">{{cite web | title= | url=https://tfcg.elis.ugent.be/publi/docvdsteen/docvdsteen.pdf | access-date=2024-05-14}}</ref> | [[GDSII]] data is used for the IC design of LCOS. (lcos mask layout)<ref name="n377">{{cite web | title= | url=https://tfcg.elis.ugent.be/publi/docvdsteen/docvdsteen.pdf | access-date=2024-05-14}}</ref> | ||
| Line 5: | Line 7: | ||
==References== | ==References== | ||
<references /> | <references /> | ||
| + | |||
| + | [[Category:Display manufacturing]] | ||
| + | [[Category:Microelectronics manufacturing]] | ||